About ECE
  Welcome, History, Mission, Contact Information, more
   
  Academics
  Undergraduates, Graduates, Online Degree, Accreditation, Facilities
   
  Admissions
  Undergraduates, Graduates
   
  People
  Faculty & Staff Directories, Student Organizations, Alumni, Visitor Info
   
  Research
  Labs, Research Divisions, Centers
   
  Announcements
  Calendar, Timecard, Faculty In the News, ECE Newsletter, Faculty Searches
   
 
  Webmaster 
Last modified: June 26, 2008  
University of Florida

Dr. Ken OKENNETH O
Professor

 

Education:

PhD, EECS, Massachusetts Institute of Technology, 1989
MS, EECS, Massachusetts Institute of Technology, 1984
BS, EECS, Massachusetts Institute of Technology, 1984

Contact Information:

Email: kko@tec.ufl.edu
Phone: 352-392-6618
Office: 539 New Engineering Building

Program Affiliation:

Area:  Electronics
Lab:   Silicon Microwave Integrated Circuits and Systems Research Group

Fields of Interest:

  • Electronic circuit devices and technology, microwave integrated circuits and technology, silicon device integrated circuits and technology for wireless communication

Employment:

2001 - Professor, Electrical & Computer Engineering, University of Florida
1998 - Associate Professor, Electrical & Computer Engineering, University of Florida
1994 - Assistant Professor, Electrical & Computer Engineering, University of Florida

Refereed Journals in the Last 3 Years:

2008
H. Xu*, and K. K. O, “High-Q Thick-Gate-Oxide MOS Varactors with Sub-Design-Rule Channel Lengths for Millimeter-Wave Application,” IEEE Electron Device Letters, Vol. 29, no. 4, pp. 363-365, April 2008.

N. Zhang*, C.-M. Hung, and K. K. O, “80-GHz Tuned Amplifier in Bulk CMOS,” IEEE Microwave Components Letters, vol. 18, no. 2, pp. 121-123, Feb. 2008.

2007
H. Xu* and K. K. O, “A 31.3-dBm Bulk CMOS T/R Switch Using Stacked Transistors with Sub-Design-Rule Channel Length in Floated p-Wells,” IEEE J. of Solid-State Circuits, vol. 42, no. 11, pp. 2528-2534, November, 2007.

R. Li*, X. Guo*, D.-J. Yang*, and K. K. O, “Wireless Clock Distribution System Using an External Antenna,” IEEE J. of Solid-State Circuits, vol. 42, no. 10, pp. 2283-2292, Oct. 2007

C. Cao* and K. K. O, “A 50-GHz Phase-locked loop in 0.13-μm CMOS,” IEEE J. of Solid-State Circuits, vol. 42, no. 8, pp. 1649-1656, August 2007.

J.-J. Lin*, H.-T. Wu*, S. Yu*, L. Gao*, A. Sugavanam*, J. E. Brewer, and K. K. O, “Communication Using Antennas Fabricated in Silicon Integrated Circuits,” IEEE J. of Solid-State Circuits, vol. 42, no. 8, pp. 1678-1687, August 2007.

S. Sankaran* and K. K. O, “A Ultra-Wideband Amplitude Modulation (AM) Detector using Schottky Barrier Diodes Fabricated in Foundry CMOS Technology,” IEEE J. of Solid-State Circuits, vol. 42, no. 5, pp. 1058-1064, May, 2007.

Y. Ding* and K. K. O, “A 21-GHz 8-Modulus Prescale and a 20-GHz Phase Locked Loop Fabricated in 130-nm CMOS,” IEEE J. of Solid-State Circuits, vol. 42, no. 6, pp. 1240-1249, June, 2007.

2006
J. E. Brewer, L. Gao, A. Sugavanam, J.-J. Lin, Y. Su, C. Aso, Y.-P. Ding, A. Verma, x. Yang, Z. Li, H. Wu, M.-H. Hwang, S.-H. Hwang, J. Lin, R. Bashirullah, R. Fox, D. Taubenheim, P. Gorday, F. Martin, and K. K. O., "RF Substystems Implemented in Mainstream CMOS," IEEE Circuits & Devices Magazine, Vol. 22, No. 6, pp. 39-46, Nov-Dec 2006.

C. Cao and K. K. O, “A 140-GHz Fundamental Mode Voltage Controlled Oscillator in 90-10 nm CMOS Technology,” IEEE Microwave and Wireless Components Letters, vol. 16, no. 10, pp. 555-557, Oct. 2006.[96]A. Verma, K. K. O, and J. Lin, “A Low-Power Up-Conversion CMOS Mixer for 22-29-GHz Ultra-Wideband Applications,” IEEE Trans. on Microwave Theory and Techniques, vol. 54, no. 8, pp. 3295-3330, Aug. 2006.

C. Cao , E.-Y. Seok, and K. K. O, “192-GHz Push-push VCO in 0.13-μm CMOS,” IEE Electronics Letters, vol. 42, no. 4, pp. 208-210, Feb. 2006.[98]C. Cao and K. K. O, “Millimeter-Wave Voltage-Controlled Oscillators in 0.13-μm CMOS Technology,” IEEE J. of Solid-State Circuits, vol. 41, no 6, pp. 1297-1304, June 2006.

K.-C. Jung and K. K. O, “A CMOS Single-Pole Four Throw Switch,” IEEE Microwave and Wireless Components Letters, vol. 16, no. 3, pp. 128-130, March, 2006.

Contracts and Grants:

  • Texas Instruments, "Power Amplifiers Using Nano-Scale MOS Transistors for GSm, EGSM, DCS, and PCS
  • Bitwave Semiconductor, Inc., "Down Converter and Synthesizer for Programmable Multiple-band and multip-standard Radio in 90-nm CMOS Technology"
  • Army Research Office, "RF Communication Subsystem Integration Res."
  • Toyota Corp, "Wireless Interconnects on an Inverter Printed Circuit Board"

Honors and Awards:

2004 - UF Research Foundation Professorship Award (three year award)
2003 - UF Doctoral Dissertation Advisor/Mentoring Award
2003 - The best student paper award, IEEE International Interconnect Technology Conf.
1999 - Copper Design Challenge, Phase-1 Cash Prize
1999 - Copper Design Challenge, Phase-2 Runner Up
1997 - IBM Faculty Partnership Award
1996 - National Science Foundation Career Development Award
1995 - IBM Faculty Partnership Award

Patents:

  • US Patent #7,167,044 - “Dual-Band CMOS Front-End with Two Gain Modes,” with Z.-B. Li, issued January 23, 2007
  • US Patent #7,088,964 - "Single Chip Radio with Integrated Antenna," issued August 8, 2006
  • US Patent #6,940,322 - "High Speed Phase Locked Loop", with Dong-Jun Yang, issued September 6, 2005
  • US Patent #6,683,362 - “Semiconductor Diode Clamped Complementary Field Effect Transistor Integrated Circuits,”  with F. J. Huang, January 27, 2004.
  • US Patent #6,842,144, "High gain integrated antenna and devices therefrom," with X. Guo and R. Li, issued September 6, 2005
  • US Patent #5,866,462 - “Double-Spacer Technique for Forming a Bipolar Transistor with a Very Narrow Emitter,” with C. Tsai and B. Scharf, issued February 2, 1999
  • US Patent #5,432,114 - "Process for Integration of Gate Dielectric Layers Having Different Parameters in an IGFED Integrated Circuit" July 1995
  • US Patent #5,028,977 - "Merged Bipolar and Insulated Gate Transistors", with H. S. Lee and R. Reif, July 1991
  • US Patent #4,829,359 - "CMOS Device Having Reduced Spacing Between N and P Channel Transistor Pair", with L. G. Pearce and D. A. Matlock, May 1989